

Warpage simulation methodology for assessing chip-package interaction in chiplet-based 3D stacks

Jun-Ho Choy ^a, Valeriy Sukharev ^a, Armen Kteyan ^c, Stéphane Moreau ^b, Catherine Brunet-Manquat ^b ^a Siemens EDA, Fremont, CA, USA. ^b Univ. Grenoble Alpes, CEA, LETI, Grenoble, France. ^c Siemens EDA, Yerevan, Armenia.




SIEME

Contents

- Chip-Package Interaction (CPI)
- EDA analysis flow for CPI induced problems
- eCPI analysis
- mCPI analysis warpage
- Conclusions



Chip-Package Interaction (CPI): the problem



Impact of CPI on chip performance and reliability:

- mechanical deformations/stresses
- temperature increase during the operation
- electrical issues

Simulation capabilities are required to prevent IC failure after the packaging






CPI stress induced challenges


Electrical impact - eCPI

Stress impact on band structure of Si \rightarrow variations in mobility and Vt in devices \rightarrow changes in circuits performance



Mechanical impact - mCPI

Interconnect fracture – cracking of ULK/ ELK dielectrics, delamination; bump fatigue and cracking



Crack propagation in a multilevel interconnect.


X. F. Zhang, et al., Advanced Metallization Conf., 2008.







2.5/3D IC and Chip-Package Interaction

- 2.5D and 3D packages efficient integration; but CPI stress is unavoidable.
 - mismatch of materials' thermo-mechanical properties generates stresses and causes die warpage.
 - local stress sources: solder balls and Cu pillars, TSVs, edges of neighbor dies, ...












EDA analysis flow for CPI induced problems






CPI stress: from package analysis to EDA flow




Layout analysis

Details of non-uniform composite blocks (metal layers, diff layer, C4, micro-bumps,...)

Locations/orientations of devices






SIEMENS




Anisotropic Effective Material Properties (EMP) for Resolving Effects of Layout Nonuniformities

- Effect of the layout-feature-scale variations in mechanical properties (responsible for essential variation in stress components) is accounted by introducing the Effective Anisotropic Properties of composite materials.
- Composite layers are partitioned into rectangular bins. Different granularities are used for package-scale and IP-scale analysis.
- Metal density and routing direction in each bin are extracted by layout extraction tools and used for calculation of components of average Young's modulus, Poisson's ratio, and CTE in directions parallel and normal to the routing direction.




SIEMENS




 $E_{\parallel} = E_M \rho_M + E_D (1 - \rho_M),$ $E_{\perp} = E_M E_D / (E_D \rho_M + E_M (1 - \rho_M))$ $\alpha_{\parallel} = \frac{\alpha_M E_M \rho_M + \alpha_D E_D (1 - \rho_M)}{-}$ $E_M \rho_M + E_D (1 - \rho_M)$ $\alpha_{\perp} = \alpha_M \rho_M + \alpha_D (1 - \rho_M)$ $v = v_M \rho_M + v_D (1 - \rho_M)$

Multi-Scale Simulation

- Multi-scale in dimension: thickness varies from "mm" (PCB) to "submicron" (device layer).
- Very fine FEA mesh/EMP grid is required for device and BEoL
- Solution: multi-step simulation with displacement boundary conditions that transfers the obtained global-scale stress distribution on surfaces to successive sub-modeling.







Multi-Scale Simulation - results


 Die-scale stress colormap imposed on the layout for visual detecting suspicious regions/IPs

SIEMENS

 IP-scale stress colormap for detecting suspicious layout features

		T Edit Show Hide		
	and the second sec			
	the second s	The second se		
	the set of the set of the set of the	4150 CMg1 15/-0.425372-0.352552		
	All and the second s			
	the state of the second s	Cheap in the Case of Statistic Constant		
	the second se			
	The second se			
		1167 CMD41 (54) 40 2014 (1-0 1000)		
	A second s	4185 (Med-56-0 1885)1-0 1981		
	A DESCRIPTION OF A DESC			
	a seat to shall be and the seat the seat of the	4167 CMarl : 0x -0 12109-0 0811609		
		4)00 Chtel: %-0.0001099-0.0543497		
		4170 CMie1: 5y-0.0305295-0.0132907		
	the second se	4171 CMp1:5v10.0132907-0.0471109		
		4172 CMip1: Sy0.0471103-0.0809311		
		0.117 0.112		
				E 4158 CMtp1: 5y: 0.25001-0.276078
				4153 CMtp1::5y-0.276070-0.262146
		+31		
	the second s		and a set of the set o	
		6.201 C.201	and the second se	
				4196 Chtol::Sy:-0.1785520.16462
			Contraction of the second s	4167 Chtp1::5y-0.16462-0.150688
	the second se			4100 CMm1:5x-6 150500-0 156756
	sector and the sector sector sector sector sector sector sector	1031 1031	a second s	4170 Chief av 6 102024 0 100001
			and the second	4172 CMip1. 5y-6 0549592-0 081027
	the second se			0117 0117
	the same data that has not out the			
	The second se			
	the second s	111 1111 1111 1111 1111	A CONTRACTOR OF A CONTRACTOR O	
	the set of the set of the set of the	the till and all some	COMPANY AND A REAL PROPERTY AND A REAL PROPERT	
	the state when the state when when the	Rentel 3555		
21/ ////				The state of the second s
	a second s	TTTT 000 Sills Sold Day		1 1 1 1111 ALS SHE ALS

Bending stress simulation



Thermomechanical stress simulation

A. Kteyan et. al, Proc. International Symposium on Physical Design (ISPD), (2022)




eCPI: electrical





eCPI: Stress Impact on Circuits Performance

- Mobility shift $\Delta U/U0 = -(\pi_l \sigma_l + \pi_t \sigma_t + \pi_z \sigma_z)$: silicon crystal orientation and channel direction
- Change of current Δ*I* device size, electric field (SPICE device models)



Complex analysis of CPI stress impact:

- stress simulations
- circuitry/device locations
- device models


 Avoid circuits performance risks by modifying layout at floor-planning stage

- Final sign-off with account of stress impact





eCPI: assessment flow




SIEMENS



eCPI: experimental validation

- WLCSP die contains matrices of MOS, resistors and BJT devices. Multiple placements of each matrix across die.
- Measurements of electrical characteristics of all device instances enable to separate out stress impact on electrical performance of devices.
- Simulated stresses were transformed to current variations: $\Delta I = \pi_{\parallel}\sigma_{\parallel} + \pi_{\perp}\sigma_{\perp} + \pi_{out}\sigma_{out}$ ("||", " \perp " along and across electric current flow, and "out" for out-of-device plane)
- Good agreement of measured and simulated device characteristics.



SIEMENS


A. Kteyan et. al, Proc. International Symposium on Physical Design (ISPD), (2022)



eCPI: What-if Analysis for Circuit Block Placement

- Performed during the design floor planning step, for optimization of the IP-block placement in terms of stress effects.
- A user-supplied average metal density can be used for extracting BEoL EMP when routing is not available: stress variation due to C4 bumps, die edges.
- Designers define several different locations for the studied block, and obtain SPICE netlist annotated with stress components for each placement instance.
- Four instances of the same X-block in different layout environment exhibit different distributions of the X- and Y-stress components.








mCPI: mechanical





mCPI: calibration on warpage measurements

- Calibration on electrical measurements may not be available in predesign stage during process development.
- Warpage measurements on package components can be employed for model calibration.
- Altitude measurements during heating, and subsequent cooling, on INTACT package components – chiplet, active interposer, PCB.
- Measurement tool: Altisurf 520 (Altimet)








January 24 - 26, 2023 DoubleTree by Hilton San Jose ChipletSummit.com

PCB model


- Employ three blocks.
- For each block, extract uniform smeared EMPs (E: Young's modulus, CTE: thermal expansion coeff., P: Poisson ratio) by employing known properties of {conductor, insulator}, thickness, and routing directions for consisting layers.
- These properties are further calibrated by fitting temperature dependent warpage measurements.





mCPI: calibration on PCB warpage measurements


- Model calibration: altitude measurements on a top surface of a stand alone PCB, across two diagonal directions during heating and cooling.
- After parameters adjustment, good agreement is found between measured average altitude (\Delta Z), and simulated warpage values.
- Calibration continues for other stand-alone components: interposer, chiplet.







mCPI: calibration on chiplet warpage measurements


- Warpage on BEOL top surface.
- Uniform smeared BEOL properties are calculated after extracting properties of individual layer: (E, CTE, P), by employing known properties of {conductor, insulator}, thickness, and routing directions of consisting layers.
- These properties are further calibrated by fitting temperature dependent warpage measurements.







Chiplet warpage simulation (1)



SIEMENS




▲ 620

-0▼600

Chiplet warpage simulation (2)

T=350 °C



SIEMENS





▲ 620

0 ▼ 600

mCPI: warpage prediction on full stack package

 Simulated 1D profile on a full stack package at room temperature, after model calibration.






SIEMENS




Interconnect Reliability Analysis (mCPI)

SIEMENS

- Highly stressed regions are prone to interconnect fracture - cracking of ULK/ ELK dielectrics, interconnect delamination.
- Probabilistic nature of cracking: depends on distribution of microdefects in ILD (pores, flaws)
- Analysis of stress distribution in each layer is required for detecting possible cracking/delamination.



C.K. Yu et al, IRSP 2017








Assessment of Temperature and Stress during Chip Operation

 Thermal-mechanical FEA allows assessing the stress in the stack during chip operation

SIEMENS







Warpage evolution due to heating (t=1000)

3000

4000



Conclusions

- Combining FEA simulations with layout analysis capabilities allows obtaining CPI stresses with any desired resolution, by applying multi-scale simulation technique.
- EDA methodology for assessment of CPI stress impact on circuits performance has been developed by linking stress analysis with SPICE simulations
- For the purpose of mechanical failure analysis in the early stage of a package design, the warpage measurements can be used for the tool's calibration.
- Analysis of the CPI stress distribution in chip metallization is performed for estimation of interconnect fracture probability; linked thermal-mechanical simulations - for operational stresses.





Acknowledgement

This work was supported in part by the French National Program "Programme d'Investissements d'Avenir, IRT Nanoelec" under grant ANR-10-AIRT-05."





