



Using Silicon Photonics in a Co-Packaged Optical Interconnect

Manish Mehta
VP of Marketing and Operations – Optical Systems Division

February 6th, 2024

Datacenters: Systems At Scale



\$100B Annual Capex Spend
by Cloud with 15% CAGR¹

19.5 Zettabytes of
Cloud Data Movement²

Per hyperscale datacenter
> 100k Servers
> 10k Switches
> 1M Optical Interconnects

Source:


1. 650 Group, Cloud Total Market and Forecast Report

2. Cisco Global Cloud Index, <https://blogs.cisco.com/news/acceleration-of-multicloud-era>


3. Left: Digital Realty's Loudoun Three campus in Ashburn, Virginia. Photo courtesy of Digital Realty

4. Right: Google's Council Bluffs, Iowa Data Center. Photo courtesy of Google

The Increasing Role of Photonics Within Semiconductors




Source: Statista 2021



1. Markets and Markets, Silicon Photonics Market with COVID-19 Impact Analysis by Product
2. Emgen Research

AI Cluster Trend: Interconnect Distances




Clusters > 32k GPUs in deployment

Difficult for copper interconnect to support GPU clusters larger than 64


Single-mode optics needed for speeds > 106Gbps and distances > 100m

Multi-mode optics could be used to support 106Gbps at < 100m


AI ML Cluster Example: 256 GPUs with 51.2T Switches



AI ML Cluster Example: Scale-out




AI ML Cluster Example: Scale-out




Optical Interconnect required between GPU pods

Complexity of Each Box in the Datacenter




Standard Rack Appliance



Standard Optical Transceiver

Evolution of Optics: Discrete III-V to Co-Packaged SiPh

Conventional Module Design




Labels in diagram include: TOSA Top Cover, Epoxy TOSA Top Cover, Epoxy TOSA Heat Sink, TOSA LENS, TOSA LASER SUBASSEMBLY, Epoxy TOSA Fiber Strain Relief PCB, TOSA SI Base, V-Groove Block Top Plate, Fiber Ferrule, Fiber Ferrule Collar, Epoxy TOSA SI Base, TEC Thin 9mm, Epoxy TEC THIN 9mm, ROSA EMI SHIELD HOOD, ROSA EMI ABSORBER, ROSA Jumper Clip, EPOXY TOSA BASE to PCB, TOSA TEC HEATSINK, TOP LENS, BOTTOM LENS, EPOXY ROSA LENS, FIBER FERRULE COLLAR, FIBER FERRULE, PIN, TIA.

Engineering and manufacturing limits to scale

Integrated Module Design Based w/ Silicon Photonics

SiPh Chiplets in Package (SCIP)




Labels in diagram include: SiPh Chiplets in Package (SCIP), PHY IC, Fiber Jumper.

30% fewer Piece Parts!

Module Integration = First step to improved scale

Co-Packaged Optics




Highly Integrated Optical Engines (3.2T to 6.4T)

True Co-Packaged Optics Using Heterogenous Integration


Co-Packaging

- Integration of **multiple dies** on a common package substrate
- High volume use cases today like HBM



Co-Packaged Optics


- Integration of **optical engines** on a common package substrate
- Objective: alleviate the “interconnect density bottleneck”



* Source: Image, AMD, <https://www.amd.com/en/technologies/hbm>

* Source: Yole Developpement, http://www.yole.fr/3D_25D_Stacking_Technologies_IntelEMIB.aspx#.YJyx7pNKh25

The Anatomy of a Fully Integrated Silicon Photonics Engine




Overcoming Copper Bottlenecks at Scale




ASIC

- Core switch, SerDes and DSP in leading node
- Sustained generational differentiation




Mixed Signal IC

- Power and performance optimized in both SiGe and CMOS




Optical Devices & Fabs

- 50M lasers/year from internal fabs
- High-volume optical manufacturing
- High-power, multi-wavelength sources



Advanced Packaging & Test


- Wafer-level test
- TSV
- FoWLP





Silicon Photonics

- High-density PIC design
- Modulators and PDs in silicon
- Low-loss SOI waveguides


Co-Packaged Optics Fan-Out Process Flow




Optical Engine Structure




Optical Engine Cross-section Images




□ Cross-section on U2





Test Point Insertion




Photonic IC (PIC)
Optical Sort




Electrical IC (EIC)
Wafer Sort



Optical Engine Test




CPO Test




System Test

CPO Insertion Loss Savings vs. Pluggables


DSP Pluggable



LPO Pluggable



CPO



\$

>30%

Cost Savings




>12dB


Insertion Loss savings

- 1 ASIC through substrate
- 2 Via Losses
- 3 PCB Trace Loss
- 4 Connector Losses
- 5 Module PCB Losses
- 6 OSA Interconnect loss

Copper I/O Approaching a Limit




Optimizing Electrical to Optical Conversion Efficiency



Exponential Benefit in I/O Escape Density and Power Density with Immediate Conversion

CPO Power Savings vs. Pluggables




>40%

CPO Power Savings
@ 200G/lane


TH5-Bailly CPO: Sampling



**FOWLP OE
Attach**




**64 channel EIC
with CMOS
driver and TIA**




**ODM System
Integration**

**64 channel
FR4 PIC with
integrated
mux/demux**




System Level Simplification Using Co-Packaged Optics




Signification reduction in board and system complexity

Architectural Migrations Leveraging I/O Bandwidth


High-Density
Switch interconnect




GPU to GPU
Interconnect



Resource
Pooling




Memory
Disaggregation



Bandwidth	25.6-51.2Tb/s	2.4-4.8Tb/s	8Tb/s	8Tb/s
Power Density	< 10 pJ/bit	< 5 pJ/bit	< 5 pJ/bit	< 5 pJ/bit
Latency	μs	μs	μs	100s ns



Thank You



BROADCOM[®]

connecting everything[®]