

# New 3D IC design kits cover both design and packaging

Dr Jawad Nasrullah | Palo Alto Electron

Anthony Mastroianni | Siemens EDA

Tutorial E, Design Methods, Feb 6, 2024





# Agenda

- 1 Background of chipletization and packaging
- 2 A 3D-IC example to motivate design kit need
- 3 3D-IC Design Kits under development at OCP
- 4 Summary and Q&A





# Background

Chipletizing large silicon dies




# Benefits of chiplets (cost)



With proper architecture and design, Chiplets enable cost optimization.  
(Need to Control Overhead Cost)




# Chiplet partitioning and integration



	2D Side by Side MCM	2.xD Interposers + Bridges	3D-IC
New Technology	Chiplets, Fine Pitch Substrates	Chiplets, Fine pitch Interposers	Chiplets, Cu-Cu Bonding in Fab
Applications	CPU, GPU, AMS, SIP, RF	HBM, IoT/zGlue, CPU	HPC and more
Opportunities	Fine Pitch Substrate, Thermal	Thermal, Performance	Thermal, Performance






# Uniform chiplet partitioning






# Functional chiplet partitioning






# 3D-IC chiplet partitioning






# Chiplet partitioning






# Chiplet partitioning examples




## Apple M1 Ultra (2022/5nm)



AMD EPYC (2018/7nm)



# Chiplet partitioning examples




Apple M1 Ultra (2022/5nm)

AMD EPYC (2018/7nm)




# Chiplet partitioning examples





# Chiplet partitioning examples


Band Width = 2.5TB/s UltraFusion  
~10000 wires



Apple M1 Ultra (2022/5nm)




# Chiplet IO Scaling





# Chiplet IO Scaling



## Dennard Scaling

Transistor Scaling: 0.7

Freq: 1.4 x

Power Reduction: 0.5 x

## Chiplet Scaling

IO Scaling: 0.77 x (130->100)

Bandwidth: 1.7 x

D2D area overhead: 0.77 x



# Chiplet die-to-die IO

	Coarse Pitch Wiring (2D MCM)	Fine Pitch Wiring (2.5D, Interposers/Bridges)
High Latency (High Bandwidth/wire)	SerDes <ul style="list-style-type: none"> <li>• ~6pJ/bit physical layer</li> <li>• Wire Count (~50)</li> </ul> PCIe <ul style="list-style-type: none"> <li>• Low Symbol Transition Current</li> </ul> USR/XSR <ul style="list-style-type: none"> <li>• Low Swing Differential</li> <li>• High Fundamental Frequency (~4-28 GHz)</li> </ul>	
Low Latency (moderate Bandwidth/wire)	<b>BoW/UCle</b> <ul style="list-style-type: none"> <li>• &lt;2pJ/bit physical layer</li> <li>• Wire Count (~100)</li> <li>• Higher Symbol Transition Current</li> <li>• Large Signal, Low Voltage Swing</li> <li>• Fundamental Frequency (~1-8GHz)</li> </ul>	<b>BoW/UCle</b> <b>HBM/HBI</b> <ul style="list-style-type: none"> <li>• &gt;0.2pJ/bit physical layer</li> <li>• Wire Count ~1000</li> <li>• Highest Symbol Transition Current</li> <li>• Fundamental Frequency (~1-16GHz)</li> <li>• PDN Issues</li> </ul>


This is the place to be for performance



# 3DIC design example

Chiplet stacking by zGlue















# Complex chiplet manufacturing flow

Palo Alto Electron

Chiplets




Chiplet Integration



Design Engineering



Product Engineering & Operations

# Chiplet Integration Workflow






# zGlue 3D-IC



# zGlue 3D-IC



Leading node Si Fab + Bumping

Foundry PDKs, Bumping PDK

ICC/Virtuoso/Calibre (Si Design Tool Chain)

Chiplet 1

Chiplet 2

Chiplet n





# zGlue 3D-IC

Interposer/Base Die Si Fab + TSV+  
Front/Back RDL Bumping

Si Fab PDK

MEOL FS/BS Bumping PDK

Virtuoso, ICC (Si Design Tool Chain)





# zGlue 3D- IC

Substrate Fab

Substrate Design DRM

Allegro/Xpedition (PCB tools repurposed)

Calibre/Assura don't check DRC on substrate design databases. You can convert to GDS and check there.







# zGlue 3D- IC

Assembly Step#1

Chiplet on interposer/base-die wafer

- 1- Inter-die spacing for underfill application
- 2- Die to edge spacing
- 3- Fully custom design and manufacturing





# zGlue 3D- IC

Assembly Step#2


Chiplet on interposer/base-die on the substrate

- 1- Stack-stack, Die-stack spacing
- 2- Die to edge spacing
- 3- Fully custom design and manufacturing





# Chiplet Integration Workflow



# Package Assembly Design Kit

## Chiplet

- Bumping Rulesets
- TSV Rulesets

## Interposer

- TSV Rulesets
- Front/Back RDL Bumping Rulesets

## Substrate

- Design Rule Manual (pain point)
- Stack-up

## Assembly

- Inter die/stack spacing
- Placement
- Stack-up

## Test

- Probe pad design rules



# 3D IC design kits (3DK) by ODSA/CDX

Open chiplet economy



Acknowledgement: Work by volunteers of ODSA/CDX Workstream  
James Wong, David Ratchkov, Anthony Mastroianni, Jawad Nasrullah

*Open Possibilities.*




**OPEN**  
Compute Project®



# Facilitating a Chiplet Ecosystem


## ODSA Charter



Open. Together.

# Chiplet Design Exchange (CDX)

- Charter: Recommend standardized chiplet **models**, workflows and ecosystem
- Members: EDA, chiplet Providers, Assemblers & Integrators
- Recent Activities
  - Chiplet Design Kit Whitepaper (November 2021)
  - JEP30/CDXML chiplet part model (January 2023)
  - 3D IC Whitepaper (WIP)
  - 3DK Initiative (New)



OPEN DOMAIN  
SPECIFIC  
ARCHITECTUR  
E



*Open Possibilities.*



# CDXML format (in collaboration with JEDEC JEP30)

CDXML is a format contribute to OCP by the CDX member  
<https://github.com/opencomputeproject/ODSA-CDXML>

CDXML is filling the gaps in standardization

OCP and JEDEC have signed a collaboration agreement

- Enhance JEP30 (Part Model) with chiplet level data from CDXML
- Bring CDXML in line with JEP30 definitions

CDXML presentation from Global Summit 2022

<https://www.youtube.com/watch?v=ed9BJDwZUtY>




# CDXML format

CDXML contains the following information:

- Common data exchange format between the chiplets
- Standard data structure with XML schema
- D2D interfaces information
- Mechanical information
- IO information
- Electrical information
- Power and thermal information
- Chiplet integration

Being Developed at CDX Workstream of ODSA in  
Collaboration with JEDEC.






# Chiplet Design Kit(CDK)

Recommended chiplet models to support 3DIC integration

- Leverage existing standards
- Drive new standards where required
- Machine readable models
- EDA tool/vendor neutral standards/formats
- Supported workflows
- Drive Ecosystem support
  - EDA Vendors
  - Fabs, substrate vendors, OSATs
  - Commercial and government 3D IC design community



*Open Possibilities.*



**OPEN**  
Compute Project®

# Chiplet Design Kits (CDKs)

Model	Description
Thermal	<ul style="list-style-type: none"><li>• ECXML – JEDEC JEP181</li></ul>
Physical & Mechanical	<ul style="list-style-type: none"><li>• Library Exchange Format (LEF)</li><li>• GDSII or OASIS</li><li>• JEDEC JEP30-P101/<b>CDXML</b></li></ul>
Electrical/IO	<ul style="list-style-type: none"><li>• JEDEC JEP30-E101/<b>CDXML</b></li></ul>
Behavioral	<ul style="list-style-type: none"><li>• SystemVerilog IEEE – 1800-2017</li><li>• Recommended: Verilog-AMS 2.4</li><li>• Optional: SystemC IEEE – 1666-2011</li><li>• Optional: Bus Functional Model (BFM)</li></ul>
Power	<ul style="list-style-type: none"><li>• Liberty (.LIB)</li><li>• IEEE2416 Standard for Power Modeling</li><li>• Optional: UPF – IEEE 1801-2018 or CPF</li><li>• Optional: Verilog-AMS 2.4</li><li>• Optional: SystemC IEEE – 1666-2011</li></ul>
SI Analysis	<ul style="list-style-type: none"><li>• IBIS/IBIS AMI</li><li>• Optional: Spice netlist (IO driver/receiver)</li><li>• Optional: Channel model</li></ul>

Model	Description
PI Analysis	<ul style="list-style-type: none"><li>• Chip Power Model (CPM)</li></ul>
Static Timing Analysis	<ul style="list-style-type: none"><li>• Chiplet (.LIB)</li></ul>
Test	<ul style="list-style-type: none"><li>• BSDL – IEEE 1149.1/1149.6/1149.7</li><li>• ATPG model - Primitive/UDP based Verilog</li><li>• Recommended: Internal JTAG (IJTAG) IEEE 1687</li><li>• Optional: IEEE-1500 Core Test Language (CTL)</li><li>• Recommended: Gray-box level netlist</li><li>• ATPG vectors - STIL (IEEE1450.1) or WGL</li><li>• MBIST/repair vectors - STIL (IEEE1450.1) or WGL</li><li>• Optional: UPF – IEEE 1801 or Chip Power Format</li><li>• Optional: IP Firmware (if applicable)</li></ul>
Security	<ul style="list-style-type: none"><li>• Optional: Security Agent</li></ul>
Documentation and Guidelines	<ul style="list-style-type: none"><li>• General Chiplet Documentation</li><li>• SiP Physical Integration guidelines</li><li>• SiP Test guidelines</li><li>• Optional: Firmware (if applicable)</li><li>• Optional: Security</li></ul>

*Open Possibilities.*





# CDXML format (in collaboration with JEDEC JEP30)

CDXML is a format contributed to OCP by the CDX members

<https://github.com/opencomputeproject/ODSA-CDXML>

CDXML is filling the gaps in standardization of chiplet models

OCP and JEDEC have signed a collaboration agreement

- Enhance JEP30 (Part Model) with chiplet level data from CDXML
- Bring CDXML in line with JEP30 definitions

CDXML presentation from Global Summit 2022

<https://www.youtube.com/watch?v=ed9BJDwZUtY>




*Open Possibilities.*

# CDXML format

CDXML contains the following information:

- Common data exchange format between the chiplets
- Standard data structure with XML schema
- D2D interfaces information
- Mechanical information
- IO information
- Electrical information
- Power and thermal information
- Chiplet integration

Developed at CDX Workstream of ODSA in Collaboration with JEDEC





# JEDEC JEP30 Part Model

## JEDEC Publishes Major Update to JEP30 PartModel Guidelines

ARLINGTON, VA., USA – May 24, 2023 – JEDEC Solid State Technology Association, the global leader in the development of standards for the microelectronics industry, today announced significant updates to the JEP30 PartModel Guidelines, including all reference documents and related XML Schema files. JEP30 and its constituent documents are available for free download from the [JEDEC website](https://www.jedec.org).

JEP30 establishes requirements for the frictionless digital exchange of part data between part manufacturers and their end customers responsible for electrical and electronic products creation. The JEP30 guidelines define a standardized format that can be efficiently consumed across different CAD tools and environments. By defining a common framework for part model creation and verification and helping to ensure different tools can accurately interpret and utilize the models created by the full spectrum of part manufacturers, JEP30 offers a transformative resource for both component manufacturers and designers.

The updated JEP30 part model guidelines can be used to define the digital twin of a part with the detail to enable significant process efficiencies throughout the part and product life cycles, including design, manufacturing, quality control, test, material declaration, and supply chain.

<https://www.jedec.org/news/pressreleases/jedec-publishes-major-update-jep30-partmodel-guidelines>

- Part Model extended to include chiplets
- Enables a chiplet marketplace
  - Chiplet providers publish part models
  - 3D IC integrators browse chiplet catalog
  - Delivery/procurement platform

Provider  
S



Consumer  
S



*Open Possibilities.*

# 3D IC Design Kits (3DK)

- CDKs include the design models for each chiplet in a 3D IC package
  - These can be generated by the chiplet design team for internal use
  - Or provided by third party chiplet vendors
- System on Chip (SoC) design enablement
  - SoC IP Libraries
  - Process Design Kits (PDKs)
- System in Package (SiP) design enablement requires a new set of design kits required to facilitate the design, verification, analysis and testing of 3D IC designs
- 3DK is a comprehensive set of proposed SiP design enablement kits



# US Government Call for Standardized Assembly Design Kits (ADKs)

- Advanced Packaging for DoD Applications (AP4DA) RFQ Element10:  
“Standardized Computer Aided Design (CAD) Assembly Design Kits (ADKs) for 2.5/3-D Packaging growing the domestic packaging ecosystem with a distinct focus on security, advanced heterogeneous integration (HI) design capabilities and system-level supply chain assurance with trusted traceability. “
- DARPA Next Generation Microelectronics Manufacturing (NGMM) RFI  
“The process modules should describe the design support required including EDA tools and the approach for developing, maintaining, and distributing 3D assembly design kits (3D-ADKs).”

# 3D IC Design Kits (3DK)

- Chiplet Design Kits (CDK)
- System on Chip (SOC) IP Libraries
- Process Design Kits (PDK)
- Package Assembly Design Kits (PADK)
- Material Design Kits (MDK)
- Package IP design Kits (PIK)



# System on Chip (SOC) IP Libraries Required for 3D IC design

- Chip to Chip (C2C) & Die to Die (D2D) IP Models
  - Front End Models: LEF, .LIB, System Verilog (SV)
  - Verification IP
    - Generic Models (SV)
    - Connectivity creation/validation
    - Functional testbench/validation
    - Technology Mapping (generic to vendor/technology IP)
- Facilitate 3D IC Architectural Exploration/Analysis
  - Identify Key internal and external high-speed interfaces
    - External Chip-to-Chip (C2C) Interfaces
    - Internal Die-to-Die (D2D) Interfaces
  - Validate interface connectivity/functionality
  - Assess/map technology/vendor specific connectivity IP

*Open Possibilities.*

# Process Design Kits (PDKs)

- IC (Silicon/Type III-V Foundry)
  - Technology files:
    - DRC, LVS, DFM, PEX rules/decks
  - Circuit Design Kits:
    - Schematic Driven Layout macros to support Analog & Memory macro design
- Silicon Interposer (Silicon Foundry)
  - Interposer Technology files: DRC, LVS, DFM, PEX
- Organic Substrates (OSAT/Substrate Vendor)
  - Technology rules (PDF): Design Rule Manual (DRM), Material (see MDK)
  - Technology decks: DRC, LVS, DFM, PEX rules/decks

*Open Possibilities.*



# Package Assembly Design Kits (PADK)

- New open, collaborative format to support 3D IC:
  - Package planning
    - Chiplet bump rules
    - 3D IC stack-up
  - Package Design
    - Assembly Design rules
    - Package component placement rules
  - Wafer test support
    - Probe pad planning
- Support other formats through scripts/mapping tools
  - 3Dblox, CDXML/JEDEC, ....
- Open access during format development
- Controlled access after adoption of standard bodies

*Open Possibilities.*

# Material Design Kits (MDK)

## **New open, collaborative format to define material properties to support 3D IC Design Analysis**

- Package components
  - Substrates, interposers, PCB, heat sinks/TIM, ...
- Electrical Properties
  - DK, DF, Dielectric, Surface Roughness
- Thermo-mechanical stress
  - Thermal conductivity
  - Thermal expansion coefficients
  - Young's Modulus
- Leverage CDXML materials format
- Open access during format development
- Controlled access after adoption of standard bodies

*Open Possibilities.*



# Package IP design Kits (PIK)

## **Define reusable package connectivity components**

- Connectivity cells:
  - bump/ubump, C4, TSV, HB, ...
- Physical Models
  - LEF, GDS, CDXML, 3DBLOX
- Electrical Models
  - RLC PEX, ERC, ESD, ...
- Schematic Symbols
- Parameterized macros
  - Power/Ground macros, High speed, high power, ...

*Open Possibilities.*

# 3DK Status


Design Kit	Status	Proposed Action
SOC IP Libraries (Foundation/CTC)	Mature	Continue to adopt
SOC IP Libraries (DTD)	New, WIP	Adopt std SOC PDK model
Chiplet Design Kits (CDK)	Active JEDEC Adoption	Adopt
PDK: IC (Silicon/Type II-V)	Mature	Continue to adopt
PDK: Silicon Interposer	In production	Continue to adopt
PDK: Organic Substrate/interposer	New proposal	<b>Promote adoption of new PADK format</b>
PADK: Package Assembly Design Kit	New, WIP	<b>Active CDX working group</b>
ADK: Assembly rules decks	Mature custom	EDA adoption/support of ADK format
Package IP design Kits (PIK)	New proposal	<b>Promote, exemplar prototype</b>
Material Design Kits (MDK)	New proposal	<b>Active CDX working group</b>

*Open Possibilities.*



# Summary

**Broad adoption of chiplet based designs requires standardization of chiplet models, D2D Interface standards and 3D IC Design Kits (3DK)**



*Open Possibilities.*

# Chiplet Catalog

←

→

↺

🏠

chiplet.us/#/catalog

🔍

🔗

Chiplet.US

Home

Catalog

Design

Manufacture

About Us

Contacts

🛒

Chiplet Catalog

Chiplet Catalog By Palo Alto Electron

New Chiplet +

Import 📁

🔍

Add To Build +

Filters

Category

Vendor

Available CDK Models

Active Filters

Epirus Inc. ✕

CDK

Type

Vendor

Category

Description

⤴

EI110HSI200EM

Epirus Inc.

IVR

The EI110HSI200EM is a high efficiency, 5Vin to 1Vout, 8-phase DC-DC Buck converter designed for a broader application. It has wide input voltage range and can handle up to 25A max per phase current. The device is assembled in SiP (System-in-Package) with Embedded Magnetic Inductor.

Available CDK Models

3D View

✕ ATPG\_MODEL

✕ BFM

✕ CDXML

✕ CHANNEL

✕ CPM

✕ DOCS

✕ ECXML

✕ FIRMWARE

✕ GDS

✕ IBIS

✕ IEEE1149\_1

✕ IEEE1149\_6

✕ IEEE1149\_7

✕ IEEE1450\_1

✕ IEEE1500

✕ IEEE1666

✕ IEEE1687

✕ IEEE1800

✕ IEEE2416

✕ IO\_SPICE

✕ JEP30

✕ LEF

✕ LIB

✕ OASIS

✕ UPF

✕ WGL

Rows per page: 10 ▾

1-1 of 1

⏪ ⏩ ⏴ ⏵



# Chiplet Catalog

←

→

↺

🏠

chiplet.us/#/catalog

🔍

🔗

Chiplet.US

Home

Catalog

Design

Manufacture

About Us

Contacts

🛒

Chiplet Catalog

Chiplet Catalog By Palo Alto Electron

New Chiplet +

Import 📁

🔍

Add To Build +

Filters

Category

Pmic

Vendor

Microchip

Available CDK Models

Active Filters

Pmic ✕

Microchip ✕

CDK	Type	Vendor	Category	Description		
^	LX7178-01CSP-TR	Microchip	Pmic	The LX7178 is a digitally controlled step-down regulator IC with an integrated 40mΩ high-side P-channel MOSFET and a 14mΩ low-side N-channel MOSFET.		
Available CDK Models						
<div>3D View</div>	✕ ATPG_MODEL	✕ BFM	✓ CDXML	✕ CHANNEL	✕ CPM	✕ DOCS
	✕ ECXML	✕ FIRMWARE	✕ GDS	✕ IBIS	✕ IEEE1149_1	✕ IEEE1149_6
	✕ IEEE1149_7	✕ IEEE1450_1	✕ IEEE1500	✕ IEEE1666	✕ IEEE1687	✕ IEEE1800
	✕ IEEE2416	✕ IO_SPICE	✕ JEP30	✕ LEF	✕ LIB	✕ OASIS
	✕ UPF	✕ WGL				
▼	LX7178-01CSP	Microchip	Pmic	The LX7178 is a digitally controlled step-down regulator IC with an integrated 40mΩ high-side P-channel MOSFET and a 14mΩ low-side N-channel MOSFET.		
▼	LX7165-03CSP-TR	Microchip	Pmic	The LX7165 is a digitally controlled step-down regulator IC with an integrated 40mΩ high-side P-channel MOSFET and a 14mΩ low-side N-channel MOSFET.		
▼	LX7165-01CSP	Microchip	Pmic	The LX7165 is a digitally controlled step-down regulator IC with an integrated 40mΩ high-side P-channel MOSFET and a 14mΩ low-side N-channel MOSFET.		



# Call to Action

## Checkout our CDX whitepapers and CDXML formats

IEEE 3DIC 2021: November 15-18, 2021

<https://ieeexplore.ieee.org/document/9687611>

OCP: September 17, 2022

<https://www.opencompute.org/documents/ocp-odsa-cdx-proposed-standardization-of-chiplet-models-for-heterogeneous-integration-2-pdf>

OCP Global Summit: Oct 18-20, 2022

[https://drive.google.com/file/d/1EEwYuEAECPM5Btu4\\_9Znder-RD4X\\_Dx-/view](https://drive.google.com/file/d/1EEwYuEAECPM5Btu4_9Znder-RD4X_Dx-/view)

Please join us:

- CDX weekly Meeting on Thursday at 10:00 AM Pacific
- CDX biweekly 3DK Meeting on Thursday at noon Pacific
- CDX biweekly MDK meeting on Thursday at noon Pacific (alternate weeks)
- Contact David Ratchkov: [david.ratchkov@thracesystems.com](mailto:david.ratchkov@thracesystems.com)

*Open Possibilities.*



**Thank You**