



February 6-8, 2024
Santa Clara Convention Center
ChipletSummit.com

Model-Based System Design for Chiplet-Based Architectures

Denis Dutoit – CEA List
Program Manager – Advanced Computing



Outline

- Advanced packaging and demonstrators at CEA
- Chiplet platform for AI at Edge
- System-of-chiplets for Automotive
- Model-based system design



February 6-8, 2024
Santa Clara Convention Center
ChipletSummit.com



Advanced packaging and demonstrators at CEA




February 6-8, 2024
Santa Clara Convention Center
ChipletSummit.com




A complete tool box ...

CEA tool box


TSV Through Silicon vias




TSV HD $\varnothing 1 \times 10 \mu\text{m}$




TSV / Trench first AR30



TSV mid AR10




TSV last AR 0,5 \rightarrow 5




TSV last power (thick Cu-liner)



Routing



Front-side Cu damascene




Back-side RDL co-integration (Pitch $20 \mu\text{m}$) with UBM & BUMP




Cu conformal routing


Connecting & Assembly




Copper pillars ($\varnothing 10 \mu\text{m}$)



Copper bumps ($\varnothing 10 \mu\text{m}$)




Bumping ($\varnothing 70 \mu\text{m}$) – Balling ($\varnothing 300 \mu\text{m}$)







Hybrid bonding

Rebuilt & thinning




Si ultra thinning ($20\text{-}30 \mu\text{m}$)



FO-WLP die first, RDL first, multi-strata, organic, silicon, glass substrates

... to leverage chiplet-based architectures.



3D Circuit	WIOMING	3DNOC	INTACT	EXANODE	RETINE	SMART IMAGER	HUBEO-STARAC	THIS TALK
Application & Architecture	4G Telecom BB WIDEIO DRAM Memory-on-Logic	HPC 2 layer 3D NOC Logic-on-Logic	HPC: 96 Cores, 6 Chiplets on active interposer	HPC Heterogeneous chiplets, 2 chiplets, 1 active interposer, 2 FPGA	IMAGER 2 layer BSI, Distributed Pixel clusters on Logic	IMAGER 3 layer BSI, In Sensor AI engines	HPC: - 1Tb/s/mm2 link - 6 Chiplets on photonic NoC & interposer, E-O-E TX-RX chiplet	AUTOMOTIVE: Model-based design, Heterogeneous chiplet, 1 I/O chiplet, 2 compute chiplets
CMOS technology	DRAM + 65nm	65nm + 65 nm	FD28nm + 65nm	FD28nm + 65nm + FPGA	130nm	IMG + FD28 + FD28nm	100nm SOI SiPho, FDSOI28nm	Heterogeneous
3D Technology	TSV & Cu-pillar (40 μm pitch, F2B)	TSV & Cu-pillar (40 μm pitch, F2B)	TSV & Cu Pillar (20 μm pitch, F2F)	TSV & Cu Pillar (20 μm pitch, F2F) MCM	W2W, F2F, Hybrid Bonding	TSV 2 μm pitch, W2W2W, Hybrid Bonding	Cu-Pillar, TSV middle, Photonic + 3D integration	System-In- Package, advanced substrate
Status	Silicon [VLSI'2013]	Silicon [ISSCC'2016]	Silicon [ESSCIRC'2018] [ISSCC'2020]	Silicon [VLSI'2020]	Silicon [VLSI'2018]	On-going design [VLSI-TSA'2022]	Silicon [ISSCC'18] On-going fab' [DATE'2020]	Concept [This Talk]


Chiplet platform for AI at Edge



February 6-8, 2024
Santa Clara Convention Center
ChipletSummit.com



Chipletization roadmap at CEA for AI at Edge



February 6-8, 2024
Santa Clara Convention Center
ChipletSummit.com



MOSAICS-LP - A Scalable Chiplet Platform

Project & consortium

Visit us at booth 112

Edge computing chiplets platform requirements:

Chiplets re-use across products & customers


Low entry barrier to produce a chiplet



3 years project, with the support of **BPI France** and the **French government**.

Output: a ready to use **industrial platform** revolutionizing edge chips design (TRL 9)

- eFPGA IP technology
- Business model
- Ecosystem
- Sales & marketing
- Project lead



- Heterogenous & modular architecture
- High performance digital circuits design
- AI chiplet demonstrator
- Experts in packaging & integration

A growing number of project Advisory Board members – Join us



February 6-8, 2024
Santa Clara Convention Center
ChipletSummit.com

Source: Anthony PHILIPPE & Yoan DUPRET



System-of-chiplets for Automotive




February 6-8, 2024
Santa Clara Convention Center
ChipletSummit.com



The auto architecture revolution: moving from domains to zones


Domain architecture

Systems are grouped by function



Zonal architecture

Systems are grouped by physical location



Domain centralized computing

Domain level scalability




Vehicle level scalability

Vehicle centralized computing


Pictures from: <https://www.electronicdesign.com/markets/automotive/article/21242583/nxp-semiconductors-moving-from-domains-to-zones-the-auto-architecture-revolution>

Vehicle level scalability: performance continuum over the vehicle line-up




GPU solution

One chip covering all segments -
software defined




ASICs solution

One chip per segment -
hardware defined




Chiplet solution


A few chiplets covering all segments
– mix HW and SW defined




Chiplet Architecture: I/O chiplet




Chiplet Architecture: compute chiplet




Chiplet Architecture: ADAS chiplet(s)



Chiplet Architecture: scalability towards IVI




Chiplet Architecture: scalability towards ADAS



Chiplet Architecture

A few chiplets covering all segments
– mix HW and SW defined



Model-Based System Design



February 6-8, 2024
Santa Clara Convention Center
ChipletSummit.com




CEA assets in system design

INTACT



3D technologies & design capability



Processor Architecture
Chiplet design

EPI

SW/HW co-design of complex computing architecture



Digital twin

FACE



SW application deployment using
service-oriented architecture



CES'2019

Model Based SW Engineering

- **World's first 3D System-on-Chip with an active silicon interposer.**
- Many-core architecture (96 cores)
- 3D integrated circuit:
 - 6x chiplets in 28nm FDSOI
 - 1x active interposer in 65nm

- Full **methodology** of SW/HW **co-design** for general purpose processor specifications
- Delivery to partners of a **Virtual Platform** of the architecture based on the CEA **VPSim tool**:
 - **Performance evaluation** of architectural components
 - Best compromise accuracy & simulation time


- **Formal model of computation and communication**
- **Model-based software engineering** for timing analysis, software deployment on heterogeneous HW, runtime monitoring (safety-critical system)




February 6-8, 2024
Santa Clara Convention Center
ChipletSummit.com



One of the lead projects



Model-based system design



Conclusion

- The automotive E/E architecture is moving towards “server on wheels”.
- Chiplets are an attractive value proposition for “server on wheels” :
 - best trade-off between software-based and hardware-based architecture,
 - a few chiplets cover all the needs (in terms of Performance, Power, Area, Cost and Time to market).
- Chiplet-based architectures require system-level design automation based on models:
 - virtual prototyping,
 - automated design space exploration,
 - SW deployment.




Thank you for your attention



Acknowledgements:

- 3D architecture, design & virtual prototype CEA-List teams
- 3D technology CEA-Leti teams



Industrial
partners

Denis Dutoit – CEA List
Program Manager
denis.dutoit@cea.fr

References

Slide 5:

[VLSI'2013] D. Dutoit et al., "A 0.9 pJ/bit, 12.8 GByte/s WideIO memory interface in a 3D-IC NoC-based MPSoC," 2013 Symposium on VLSI Technology, Kyoto, Japan, 2013, pp. C22-C23.

[ISSCC'2016] P. Vivet et al., "8.1 a 4x4x2 homogeneous scalable 3d network-on-chip circuit with 326mflit/s 0.66pj/b robust and fault-tolerant asynchronous 3d links," 2016 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 2016, pp. 146-147, doi: 10.1109/ISSCC.2016.7417949.

[ESSCIRC'2018] E. Guthmuller et al., "A 29 Gops/Watt 3D-Ready 16-Core Computing Fabric with Scalable Cache Coherent Architecture Using Distributed L2 and Adaptive L3 Caches," ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC), Dresden, Germany, 2018, pp. 318-321, doi: 10.1109/ESSCIRC.2018.8494275.

[ISSCC'2020] P. Vivet et al., "2.3 A 220GOPS 96-Core Processor with 6 Chiplets 3D-Stacked on an Active Interposer Offering 0.6ns/mm Latency, 3Tb/s/mm² Inter-Chiplet Interconnects and 156mW/mm²@ 82%-Peak-Efficiency DC-DC Converters," 2020 IEEE International Solid-State Circuits Conference - (ISSCC), San Francisco, CA, USA, 2020, pp. 46-48, doi: 10.1109/ISSCC19947.2020.9062927.

[VLSI'2020] P. Y. Martinez et al., "ExaNoDe: Combined Integration of Chiplets on Active Interposer with Bare Dice in a Multi-Chip-Module for Heterogeneous and Scalable High Performance Compute Nodes," 2020 IEEE Symposium on VLSI Technology, Honolulu, HI, USA, 2020, pp. 1-2, doi: 10.1109/VLSITechnology18217.2020.9265100.

[VLSI'2018] L. Millet et al., "A 5500FPS 85GOPS/W 3D Stacked BSI Vision Chip Based on Parallel in-Focal-Plane Acquisition and Processing," 2018 IEEE Symposium on VLSI Circuits, Honolulu, HI, USA, 2018, pp. 245-246, doi: 10.1109/VLSIC.2018.8502290.

[VLSI-TSA'2022] P. Vivet et al., "Advanced 3d Design and Technologies for 3-Layer Smart Imager," 2022 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA), Hsinchu, Taiwan, 2022, pp. 1-2, doi: 10.1109/VLSI-TSA54299.2022.9771026.

[ISSCC'18] Y. Thonnart et al., "A 10Gb/s Si-photonic transceiver with 150μW 120μs-lock-time digitally supervised analog microring wavelength stabilization for 1Tb/s/mm² Die-to-Die Optical Networks," 2018 IEEE International Solid-State Circuits Conference - (ISSCC), San Francisco, CA, USA, 2018, pp. 350-352, doi: 10.1109/ISSCC.2018.8310328.

[DATE'2020] Y. Thonnart et al., "POPSTAR: a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems," 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France, 2020, pp. 1456-1461, doi: 10.23919/DATE48585.2020.9116214.



February 6-8, 2024
Santa Clara Convention Center
ChipletSummit.com

