



February 6-8, 2024
Santa Clara Convention Center
ChipletSummit.com

Heterogeneous Wafer Level Technologies for Chiplet Integration

Sylvie Joly
Partnerships manager
3D integration & packaging, CEA-leti



February 6-8, 2024
Santa Clara Convention Center
ChipletSummit.com




From classical to “advanced” packaging

• <2010

Packaging considered a menial task


Die → package → board → system



• >2010

Packaging as a driver for innovation

System in package (SiP) technologies




SiP Apple Watch 1




Hynix Integrated Fan-out Memory (HIFOM)




AMD 3D V-cache



« Wafer-level » packaging



3D @ LETI: KEY MILESTONES




MORPHOLOGY OF A 3D CIRCUIT



- **Thin stacked layers**
Layer 1 (# bottom die) / (...) / Layer N (# top die)
Can be as thin as a few μm or less
- **Layer-to-layer vertical interconnects**
Heart of 3D density

- **Intra-layer vertical interconnects**
Communication between frontside and backside of each layers
Through silicon Vias (TSV), through glass vias (TGV), ...
- **Intra-layer in-plane interconnects (2D)**
ReDistribution Layers (RDL)



WAFER-TO-WAFER BONDING TECHNIQUES

- **Thin wafer processing (<50µm)**





Thinning and subsequent process of thin wafers requires prior bonding to a mechanical carrier

- **Temporary bonding**


Can be achieved by polymer bonding, or direct bonding with weak adhesion forces on purpose
May include a non-sticky part on the surface

- **Debonding**

Chemical dissolution, Thermal release, UV laser degradation



Scanning acoustic microscopy




50 µm thin silicon wafers

THROUGH SILICON VIA (TSV) TECHNOLOGIES

- **Through silicon via realized after circuit processing***

Industrially mature since 2008



AR 1,2 after passivation

AR 2,5 after RDL

AR 3,7



AR = Aspect Ratio = height/diameter

*D. Henry et al., ECTC 2008


**P. Coudrain et al., EPTC 2012

- **Through silicon via is realized during circuit processing****


Industrially mature since 2013



TSV & CMOS back end of line






TSV structure






64Gb DDR4 DRAM 3D,
Samsung (2015)

High density TSV – in progress




TECHNOLOGIES FOR 3D INTERCONNECTS

Interconnect pitch				
<100nm	Sequential 3D		10^8 cont./mm ² Transistor level	Wafer to Wafer
100nm-10μm	Hybrid bonding		10^6 cont./mm ² Logic-block level	Die to Wafer Wafer to Wafer
> 10μm	Metal & adhesive bonding		10^3 cont./mm ² Circuit level	Die to Die Die to Wafer Wafer to Wafer

MICROBUMPS / PILLARS ASSEMBLY

- **Industrial state of the art: 20 μ m pitch**
- **Thermo-compression with parallelism optimization**



P. Coudrain et al., Electronic Components & Technology Conference, 2019



February 6-8, 2024
Santa Clara Convention Center
ChipletSummit.com



Assembly without proper parallelism
tuning: non-homogeneous soldering
along the die



DIRECT BONDING PRINCIPLE

- **Bonding without adding material**

Based on the attraction of very smooth surfaces
CMP is the key process for this process

- **SiO₂/SiO₂ bonding**

Required roughness < 0,65nm rms [1,2]

Van der Waals interaction after bonding at T_{amb}

Siloxane covalent bonds formed after annealing

- **Cu/Cu bonding**



Required roughness < 0,5nm rms [1,2]

Cu recrystallization during annealing > 200°C [3,4,5]



[1] F. Rieutord, et al. *ECS Trans.*, vol. 3, no. 6, pp. 205–215, 2006

[2] H. Moriceau, *Microelectronics Reliability*, vol. 52, no. 2, pp. 331–341, 2012

[3] L. Di Cioccio, et al., *J. Electrochem. Soc.*, vol. 158, no. 6, pp. P81–P86, 2011



SiO₂/SiO₂ interface after anneal



[4] P. Gonchardon et al., *ECS Trans.*, pp. 357-367, 2014

[5] S. Moreau et al., *Proc. of ECTC*, pp. 1940-1945, 2016

DIRECT HYBRID BONDING PROCESS: A HOT TOPIC !



- **Mix of $\text{SiO}_2/\text{SiO}_2$ & Cu/Cu bonding**

- **Precautious CMP process**




Cu etch rate > $\text{SiO}_2 \rightarrow$ dishing in Cu pads

Cu interface closes during annealing

Proper design rule manual



Thermomechanical simulation of the bonding process



Y. Beilliard, PhD Thesis, Université Grenoble Alpes, 2015


Y. Beilliard et al., International Journal of Solids and Structures, Vol. 117, June 2017, pp. 208-220

S. Losthis et al., Proc. of ECTC, pp. 869-876, 2016


L. Millet et al., VLSI'2018 , JSSC'2019

J. Jourdon et al., IEDM 2018

HYBRID BONDING ROAD-MAP @ LETI






Placement accuracy from tool suppliers ≠
Alignment accuracy ≠ Pitch validated with
full functional wafers connexion




February 6-8, 2024
Santa Clara Convention Center
ChipletSummit.com

Our main developments drivers :



Performance : Innovative bonding process, Interconnection density increase, KGD strategy, High density TSV




- **Heterogeneous 3D** : Adaptation to non-CMOS technologies, exotic material integration, Low temperature processes (200°C and below)






- **Architecture** : Multi-stacking layers , Chiplets on bottom die, Co-integration with Si interposer






HETEROGENEOUS WAFER TO WAFER BONDING FOR DISPLAYS




W2W process
HB 3 μm LED / CMOS
Interconnect TSV 1μm

@ 180°C : under development with dedicated damascene process or an redistribution layer (RDL) process for routing



February 6-8, 2024
Santa Clara Convention Center
ChipletSummit.com

200mm integration of TSV HD Ø1.5 μm / H 7 μm



HYBRID BONDING FOR FUTURE RF APPLICATIONS

Finest pitch and shortest length for interconnections




Fig. 3. FIB-SEM X-section of Copper /silicon oxide hybrid bonding area for 3 and 5 μm pitch

C. Dubarry et al., 3DIC 2021

- Few tens of IOs to connect
- Better signal propagation @ very high frequencies ($> 100\text{GHz}$, mmW, sub-THz)
- Interface with tiny and high performance devices (III-V/II-VI active devices)

RF chiplet Enabler






Fig. 3: Typical mmwave beamforming transmitter architecture technology partitioning.

D. Belot et al., EuCNC 2022



- Array based Front End Modules and antennas for beam forming (6G)
- Better thermal dissipation possibilities
- Reduced BOM and costs (III-V / II-VI materials)


Expected results



- Die to wafer hybrid bonding with $3 \times 3 \text{ mm}^2$ top chip
- 3D transmission lines & passives devices to be measured up to 325GHz




ADVANCED 3D INTEGRATION

INTACT HPC chiplet enabler






6 chiplets (FDSOI 28nm) 3D-stacked on an **active interposer** (CMOS 65nm)

POPSTAR Photonic chiplet enabler




4 chiplets (FDSOI 28nm) & E/O chiplets 3D-stacked on a **photonic interposer** (ONoC)

Generative AI at edge chiplet enabler



Hybrid bonding die to wafer key enabling technology for **high I/O density**

LETI'S ECO-SYSTEM FOR 3D INTEGRATION



- **Growing eco-system** with applications calling for Advanced packaging & Die-to-Wafer hybrid bonding such as **embedded systems** for autonomous vehicle.
- **New partnerships** to get an highly accurate full **mature processes**
- CEA-Leti has a strong 3D integration & packaging background, working on all challenges in **collaboration with users & equipment providers**